conference paper · Conference · 1997

A method of generating tests for marginal delays and delay faults in combinational circuits

Kwame Osei Boateng

Proceedings Sixth Asian Test Symposium (ATS'97)

• Closed access

Go to the publisher