conference paper · مؤتمر · 1997

A method of generating tests for marginal delays and delay faults in combinational circuits

Proceedings Sixth Asian Test Symposium (ATS'97)

المؤلفون

مؤلف واحد

A method of generating tests for marginal delays and delay faults in combinational circuits · Peerford