Skip to content
Peerford
Research intelligence
Countries
Institutions
Researchers
Fields
Rankings
Compare
Commons
Search institutions, scholars, countries and publications
Sign in
Countries
Institutions
Researchers
Fields
Rankings
Compare
Commons
Where researchers talk about their work
Search institutions, scholars, countries and publications
A Method of Test Generation for Iterative Logic Arrays (特集: VLSI プロセッサ及び新アーキテクチャ LSI 技術, 一般) · Peerford
Article · Journal · 1999
A Method of Test Generation for Iterative Logic Arrays (特集: VLSI プロセッサ及び新アーキテクチャ LSI 技術, 一般)
Kwame Osei Boateng
電子情報通信学会技術研究報告. ICD, 集積回路
Closed access
Citations
0
Citations
from other works
Field-weighted impact
—
Field-weighted impact
Not yet scored
Among its field
—
Among its field
Not yet scored
Authors
1
Authors
from 0 institutions
Authors
1 author
Kwame Osei Boateng