conference paper · 2025

Designing a Testbed for Neural Network Operations on an FPGA Using VHDL

Kwadwo Ansong Annor, Nathan Amanquah, Kojo Nyarku Baidoo, Oracking Amenreynolds

• Acesso fechado

Ir para a editora10.1109/iemecon69302.2025.11365950