انتقل إلى المحتوى
Peerford
تسجيل الدخول
A method of generating tests with linearity property for gate delay faults in combinational circuits · Peerford